GaN-based double gate metal-oxide semiconductor fieldeffect transistors (DG-MOSFETs) in sub-10 nm regime have been designed for the next generation logic applications. To rigorously evaluate the device performance, non-equilibrium Green's function formalism are performed using SILVACO ATLAS. The device is turn on at gate voltage, V GS =1 V while it is going to off at V GS = 0 V. The ON-state and OFFstate drain currents are found as 12 mA/μm and ~10-8 A/μm, respectively at the drain voltage, V DS = 0.75 V. The subthreshold slope (SS) and drain induced barrier lowering (DIBL) are ~69 mV/decade and ~43 mV/V, which are very compatible with the CMOS technology. To improve the figure of merits of the proposed device, source to gate (S-G) and gate to drain (G-D) distances are varied which is mentioned as underlap. The lengths are maintained equal for both sides of the gate. The SS and DIBL are decreased with increasing the underlap length (L UN ). Though the source to drain resistance is increased for enhancing the channel length, the underlap architectures exhibit better performance due to reduced capacitive coupling between the contacts (S-G and G-D) which minimize the short channel effects. Therefore, the proposed GaN-based DG-MOSFETs as one of the excellent promising candidates to substitute currently used MOSFETs for future high speed applications.
INTRODUCTION
Nano-scaling of metal oxide semiconductor field effect transistors (MOSFETs) has recently been great interest in research activities of CMOS technology to continuously develop the devices more smaller, faster and consume less power for the same level of integration [1] [2] . In purpose of increasing ON-state current for better performance the gate length (LG) needs to be shrinked. However, Scaling of MOSFETs to sub-10 nm dimensions it is difficult to maintain the essential device performance due to significantly increased short channel effects (SCEs) [3] [4] [5] . The SCEs occur when a fraction of channel escapes gate control due to the influence of junction [6] . Double gate metal oxide semiconductor field effect transistor (DG-MOSFETs) is one of the promising candidate due to its better on-state current and immunity to short channel effects (SCEs) than conventional single gate MOSFETs [7] [8] [9] [10] [11] . In sub-10nm regime DG-MOSFETs has good electrostatic gate control over the channel [12] . Though Si based DGMOSFETs reduces the SCEs [13] have limitations such as low mobility, high gate leakage current, and high delay time [14] [15] [16] . In recent, the device drive current increases at lower supply voltage that leads to increase the OFF-state leakage current which causes extraneous standby power dissipation [17] . A new channel material is needed to explore the device structure that would be more energy efficient for high speed switching device. Gallium nitride (GaN) as channel material is an alternative to overcome these limitations because of its low effective mass hence mobility is inversely proportional to carrier effective mass. The GaN material has high thermal stability, high power density and robustness [18] . To overcome the SCEs of GaN-based DG-MOSFETs the underlap length is extended in both source and drain sides that increases the effective channel length, thereby increasing the series resistance in underlap regions. Moreover, using underlap length, in sub-threshold region it reduces gate edge direct tunneling leakage and gate sidewall fringe capacitance due to increasing of effective channel length that ensures better performance. Therefore, it is immense important to design and analysis of logic switching devices. In this work, GaN-based DG-MOSFETs with underlap length have been designed and evaluate their performance for future logic device applications.
DEVICE STRUCTURE
The schematic cross-sectional view of simulated GaN-based DG-MOSFETs is shown in Fig. 1 . (a) GaN-based DGMOSFETs without underlap and (b) with underlap length in both gate to source and gate to drain sides. Table I enlists the numerical parameters used for the simulation. We used nonequilibrium Green's function (NEGF) method in the environment of 2D ATLAS TCAD device simulation tool [19] . The device has 10 nm and 9 nm gate length with dielectric hafnium dioxide (HfO 2 ) having an equivalent oxide thickness (EOT) of 0.59 nm.
Parameter Name Value
Effective Since the device is OFF, the large barrier of p-type channel resists the electrons to flow from source to drain. The barrier is getting increased with increasing the underlap length hence effective channel length increases. Applying gate voltage (1 V) the barrier is reduced hence the electrons flow from source to drain. Since the effective channel length increases with increasing underlap Length, introducing series resistance in the underlap length region that reduces SS for shorter gate length [20] . Thus the short channel effects getting reduced by reducing coupling capacitance. The transfer characteristics of the GaN-based DG-MOSFETs with different underlap length (LUN = 0 ~ 4 nm) of gate length 10 nm in Fig. 3(a) and of gate length 9 nm in Fig. 3(b) . Varying underlap length from 0 nm to 4 nm depicts a very high drain current density (12 mA/µm for LG =10 nm at LUN = 0 nm) arising from the high mobility and velocity of NEGF in the buried channel.
The drain current is decreasing with increasing symmetrical underlap length. Considering lower EOT with double gate MOSFETs, good drain current is observed that provides much better gate control [21] . High electron mobility and conductivity leads to higher drive current at both low drain and high drain bias, which are of great significance for high speed logic applications. The linear drive current (low drain bias) is directly proportional to the conductivity and the saturated drive current (high drain bias) is proportional to the carrier density, as well as the carrier injection velocity. The carrier injection velocity depends on the low field carrier mobility and effective mass m* [22] . In Figure 4 . It is shown Off-state current for both gate length. Underlap length (L UN ) varied from 0 nm to 4 nm. We get the lowest off-state current value, I OFF = 3.32×10 -9 A/um for L UN = 4 nm and L G =10 nm. From the figure it can be determined that as the L UN increases the coupling capacitance getting reduced hence the I OFF value decreases. For L UN = 0 nm the highest off current was found. The sub-threshold slope can be evaluated as, Fig. 7 . Shows DIBL for varying L UN of L G = 10 nm and L G = 9 nm. As L UN increases from 0 nm (without underlap) to 4 nm, the drain and source region moves away from the gate and the effect of drain potential on channel decrease. As the drain region moves apart, barrier lowering caused by the drain decreases and thus DIBL decreases. DIBL for L G =10 nm device decreases from 43.2 mV/V (L UN = 0 nm) to 16.7 mV/V (L UN = 4 nm). Fig. 8 (a) and (b) represents the electric fields versus position along the direction of the channel of 10 nm device at OFFstate and ON-state respectively. In short channel MOSFETs of sub-10 nm regime there is fringing electric fields from source/drain region that penetrates through the channel and dielectric and affects the channel potential thereby the gate control is reduced [23] . Though there is High-K dielectric material for good gate control, underlap increases the effective channel length that shrinks the fringing electric field or short channel effects.
CONCLUSION
A performance investigation of GaN-based underlap DGMOSFETs is done for major device metrics like DIBL, SS, I ON /I OFF and V TH for a range of underlap and gate lengths. An impressive drain current density of 12 mA/µm is obtained for the device with a gate length of 10 nm and underlap length 0 nm. DIBL dependence on L UN and becomes less for a longer underlap. The SS performance is degraded because the buried channel is away from the gate dielectric interface. Furthermore, underlap is found to be very effective in increasing V TH for shorter underlap (up to 3 nm). Despite the higher I ON , the I ON /I OFF ratio is getting higher due to decreasing I OFF . The GaN-based underlap DG-MOSFETs shows excellent promise as one of the candidates to substitute present MOSFETs for future high-speed applications.
